Functional Diagram
Functional Diagrams
DCDC_ON Reset Behavior and Timing Diagram
image/svg+xml
TemplateByTechPubs
TemplateByTechPubs
Active-High System Enable Pin. HVEN is battery-voltage tolerant. Connect to SUPSW for always-on operation.
HVEN
HVEN
DCDC_ON
DCDC_ON
ON
ON
BUCK CONTROL
BUCK
CONTROL
< 2s
< 2s
> 2s
> 2s
USB SIGNAL CHAIN ACTIVE
USB SIGNAL
CHAIN ACTIVE
OFF
OFF
tBUCKOFF_CD + tCCDEBOUNCE
t
BUCKOFF
_
CD
+
t
CCDEBOUNCE
RD ALREADY ATTACHED & I2C CONFIGURED BIT = 1
R
D
ALREADY ATTACHED &
I
2
C CONFIGURED BIT
= 1
tCCDEBOUNCE
t
CCDEBOUNCE
SENSN DISCHARGE
SENSN
DISCHARGE
tDIS_POR
t
DIS
_
POR
tDIS_CD
t
DIS
_
CD
tDIS_CD
t
DIS
_
CD
tBUCK_WAIT + tCCDEBOUNCE
t
BUCK
_
WAIT
+
t
CCDEBOUNCE
DCDC_ON TOGGLE
DCDC_ON TOGGLE
ON
ON
OFF
OFF
ON
ON
OFF
OFF
DCDC_ON TOGGLE
DCDC_ON TOGGLE
ADC Timing Diagram
image/svg+xml
TemplateByTechPubs
TemplateByTechPubs
ADC_REQ
ADC_REQ
ADC_USBV ADC_USBI ADC_TEMP
ADC_USBV
ADC
_USBI
ADC
_TEMP
INT
INT
EN_ADC_DONE
EN_ADC_DONE
ADC_DONE
ADC_DONE
MASTER WRITES ADC_REQ
MASTER WRITES
ADC
_REQ
IRQ_0 READ
IRQ_0 READ
IRQ_0 READ
IRQ_0 READ
SAMPLE READY
SAMPLE READY
SAMPLE READY
SAMPLE READY
MASTER WRITES ADC_REQ AND EN_ADC_DONE
MASTER WRITES
ADC
_REQ
AND
EN
_ADC_DONE
ATTACH
Logic Diagram
image/svg+xml
TemplateByTechPubs
TemplateByTechPubs
USB2 DATA-LINE ATTACH CRITERIA
USB2 DATA-LINE
ATTACH CRITERIA
CURRENT SENSE ATTACH CRITERIA
CURRENT SENSE
ATTACH CRITERIA
SOFT START DONE
SOFT START DONE
DCDC ENABLE
DCDC ENABLE
LDO SWITCHOVER
LDO
SWITCHOVER
ENABLE FPWM
ENABLE FPWM
INT (ATTACH) PIN
INT
(
ATTACH
)
PIN
INT
INT
BC_ATTACH
BC_ATTACH
CC_ENB
CC_ENB
500ms ASSERTION DELAY
500ms
ASSERTION
DELAY
1ms ASSERTION DELAY
1ms
ASSERTION
DELAY
CC_ATTACH
CC_ATTACH
0
0
1
1
CC_ENB
CC_ENB
0
0
1
1
STANDALONE
STANDALONE
Cable Attach-Detach and SENSN Discharge Timing Diagram
image/svg+xml
TemplateByTechPubs
TemplateByTechPubs
DCDC_ON
DCDC_ON
Type-C Configuration Channel (CC).
CC1
CC1
VBIAS
V
BIAS
0
0
Type-C Configuration Channel (CC).
CC2
CC2
VBIAS
V
BIAS
0
0
Current-Sense Amplifier Negative Input. Connect to the negative terminal of the current-sense resistor (RSENSE).
SENSN
SENSN
Gate-Drive Output. Optionally connect to the gate of an external n-channel FET. Otherwise, terminate with a 2.7MΩ resistor or a 10pF capacitor to AGND.
G_DMOS
G_DMOS
SENSN DISCHARGE
SENSN
DISCHARGE
tDIS_DET
t
DIS
_
DET
RD ATTACH
R
D
ATTACH
RA ATTACH Region
R
A
ATTACH Region
RD DETACH
R
D
DETACH
tCCDEBOUNCE
t
CCDEBOUNCE
DCDC_ON low for ≥ 2s
DCDC_ON low for ≥ 2s
RA ATTACH
R
A
ATTACH
RD ATTACH
R
D
ATTACH
tCCDEBOUNCE
t
CCDEBOUNCE
CC2 UNUSED
CC2 UNUSED
CC2 DRIVEN
CC2 DRIVEN
11ms DEBOUNCE
11ms
DEBOUNCE
RD DETACH
R
D
DETACH
tDIS_DET
t
DIS
_
DET
PASSENGER PHONE [RD] & PASSENGER POWERED CABLE [RA]
PASSENGER PHONE [R
D
]
& PASSENGER POWERED CABLE [R
A
]
PASSENGER PHONE [RD] & PASSENGER UN-POWERED CABLE
PASSENGER PHONE [R
D
]
& PASSENGER UN-POWERED CABLE
DCDC_ON low for ≥ 2s
DCDC_ON low for ≥ 2s
CC2 DRIVEN
CC2 DRIVEN
11ms DEBOUNCE
11ms
DEBOUNCE
Detailed Block Diagram
image/svg+xml
TemplateByTechPubs
TemplateByTechPubs
CURRENT SENSE AMP
CURRENT SENSE AMP
CHARGE PUMP
CHARGE PUMP
iPhone/iPad, BC1.2 DCP AND SSG AUTO CHARGER DETECTION
iPhone/iPad, BC1.2 DCP
AND SSG AUTO
CHARGER DETECTION
USB TYPE-C DFP
USB TYPE-C DFP
3.5A FPWM BUCK CONVERTER
3.5A FPWM
BUCK
CONVERTER
I/O CONTROL AND DIAGNOSTICS
I/O CONTROL
AND
DIAGNOSTICS
SENSN MON
SENSN MON
BIAS LDO
BIAS
LDO
FEEDBACK ADJUSTMENT
FEEDBACK
ADJUSTMENT
OV
OV
UV
UV
SHORT
SHORT
DISCH
DISCH
7.46V
7.46V
4.37V
4.37V
2V
2V
0.5V
0.5V
USB OVERCURRENT THRESHOLD
USB
OVERCURRENT
THRESHOLD
LS_CS
LS_CS
HS_CS
HS_CS
Power Ground.
PGND
PGND
Inductor Connection Pin. Connect an inductor from LX to the DC-DC converter output (SENSP).
LX
LX
Internal High-Side Switch Supply Input. SUPSW provides power to the internal buck converter and LDO. Connect a 100nF and 10μF ceramic capacitor in parallel with a 47μF electrolytic capacitor from SUPSW to PGND. See DC-DC Input Capacitor Selection.
SUPSW
SUPSW
High-Side Driver Supply. Connect a 0.1μF capacitor from BST to LX.
BST
BST
5V Linear-Regulator Output. Connect a 2.2µF ceramic capacitor from BIAS to GND. BIAS powers the internal circuitry.
BIAS
BIAS
DC-DC Converter Feedback Input and Current-Sense Amplifier Positive Input. Place the DC-DC bulk capacitance on this net. Connect to the positive terminal of the current-sense resistor (RSENSE) and the main output of the converter. Used for internal voltage regulation loop.
SENSP
SENSP
Current-Sense Amplifier Negative Input. Connect to the negative terminal of the current-sense resistor (RSENSE).
SENSN
SENSN
Gate-Drive Output. Optionally connect to the gate of an external n-channel FET. Otherwise, terminate with a 2.7MΩ resistor or a 10pF capacitor to AGND.
G_DMOS
G_DMOS
High-Voltage-Protected USB D+ Interface. Connect HVD+ to the downstream USB connector D+ pin for charge detection.
HVDP
HVDP
High-Voltage-Protected USB D- Interface. Connect HVD- to the downstream USB connector D- pin for charge detection.
HVDM
HVDM
USB VBUS Monitor Pin
VBMON
VBMON
Type-C Configuration Channel (CC).
CC1
CC1
Type-C Configuration Channel (CC).
CC2
CC2
Switching Frequency Input/Output for Synchronization with Other Supplies. Configure Sync as an input and tie to AGND if not used. See Applications Information section.
SYNC
SYNC
Configuration 1. Connect a resistor to AGND to configure spread spectrum, sync direction, and switching frequency (standalone) or I2C address.
CONFIG1
CONFIG1
DC-DC Enable Input. Drive high/low to enable/disable the buck converter. Connect to BIAS for always-on operation.
ENBUCK
ENBUCK
DCP Mode Select. Tie low for Apple 2.4A mode, tie high for Apple 1A mode.
DCP_MODE
DCP_MODE
SDA/Configuration 2. For the I²C variants, this serves as the SDA pin. For the standalone variants, this serves as the CONFIG2 pin. Connect a resistor to AGND to configure cable compensation.
SDA (CONFIG2)
SDA (CONFIG2)
SCL/Configuration 3. For the I²C variants, this serves as the SCL pin. For the standalone variants, this serves as CONFIG3 pin. Connect a resistor to AGND to configure thermal foldback, gain, current limit, and USB type-C source current.
SCL (CONFIG3)
SCL (CONFIG3)
Optional Remote-Feedback Input. Tie to AGND if not used.
SHIELD
SHIELD
REMOTE CABLE SENSE
REMOTE
CABLE
SENSE
Analog Ground.
AGND
AGND
Active-High System Enable Pin. HVEN is battery-voltage tolerant. Connect to SUPSW for always-on operation.
HVEN
HVEN
TEMP MONITOR
TEMP
MONITOR
OSC
OSC
MAX20459
MAX20459
Active-Low, Open-Drain, Fault Indicator Output. Connect a 100kΩ pullup resistor to IN. Tie to AGND if not used.
FAULT
FAULT
Interrupt/Attach. On the I²C variants, functions as an active-low interrupt pin. On the standalone variants, functions as an active-low attach indicator. Connect a 100kΩ pullup resistor to IN. Tie to AGND if not used.
INT (ATTACH)
INT (ATTACH)
Logic Enable Input. Connect to 3.3V. If no 3.3V rail is available in the system, use a 1kΩ/2kΩ resistor-divider from BIAS to generate 3.3V on IN. See Typical Application Circuits. IN is also used for clamping during overvoltage events on HVD+ or HVD-. Connect a 1μF ceramic capacitor from IN to GND.
IN
IN
ADC
ADC